

UK Patent Application (19) GB (11) 2 345 619 (13) A

(43) Date of A Publication 12.07.2000

| | |
|--|---|
| (21) Application No 9924966.6 | (51) INT CL ⁷ H03G 3/20 |
| (22) Date of Filing 21.10.1999 | (52) UK CL (Edition R) H4P PX |
| (30) Priority Data (31) 10299537 (32) 21.10.1998 (33) JP | (56) Documents Cited EP 0559093 A1 SU 001022289 A |
| (71) Applicant(s) NEC Corporation (Incorporated in Japan) 7-1 Shiba 5-chome, Minato-ku, Tokyo 108-01, Japan | (58) Field of Search UK CL (Edition R) H4P PENX PEUX PSX PX INT CL ⁷ H03G 3/20 Online:WPI,EPODOC,JAPIO |
| (72) Inventor(s) Kazuhiro Kurihara | |
| (74) Agent and/or Address for Service Reddie & Grose 16 Theobalds Road, LONDON, WC1X 8PL, United Kingdom | |

(54) Abstract Title
Variable gain amplifier has phase correction for radio

(57) A phase correction circuit for radio communication apparatus includes a variable gain amplifier (1) and phase correction unit (2). Amplifier (1) amplifies the transmission/reception signal on the basis of a gain variably set in accordance with a gain signal. The phase correction unit (2) has a phase characteristic opposite to that of the variable gain amplifier, corrects the phase of the transmission/reception signal on the basis of the gain signal supplied to the variable gain amplifier, and cancels the phase change of the signal caused in the variable gain amplifier. The phase characteristic may be stored in a table (2a), or obtained by an arithmetic expression.




FIG. 1A

GB 2 345 619 A

1/4




FIG. 1 A




FIG. 1 B




FIG. 2





FIG. 3

FIG. 4A TRANSMISSION DATA**FIG. 4B** TRANSMISSION GAIN**FIG. 4C** PHASE CORRECTION AMOUNT**FIG. 4D** PHASE ROTATION AMOUNT OF TRANSMISSION SIGNAL

| S1 | S2 | S3 |
|----------|----------|----------|
| | | |
| G1 | G2 | G3 |
| | | |
| ϕ_1 | ϕ_2 | ϕ_3 |
| ϕ_T | | |

**FIG. 5**




FIG. 6A




FIG. 6B





FIG. 8A




FIG. 8B

Specification

Title of the Invention

Phase Correction Circuit for Radio Communication

Apparatus

5

Background of the Invention

The present invention relates to a phase correction circuit for a radio communication apparatus and, more particularly, to a phase correction circuit for a radio communication apparatus that has a variable gain amplifier for amplifying a reception signal or transmission signal.

According to a conventional phase shift keying scheme such as a CDMA (Code Division Multiple Access) radio scheme used in digital radio communication systems, data is transmitted in correspondence with each phase of a carrier wave. For example, in a QPSK (Quadrature Phase Shift Keying) scheme, as shown in Fig. 6A, data "00", "10", "11", and "01" are transmitted while being assigned as symbols on the I-Q plane to $\pi/4$, $3\pi/4$, $5\pi/4$, and $7\pi/4$ phases, respectively.

In this case, the respective data shift from each other by a $\pi/4$ phase. While holding the phase differences between the respective symbols, only the entire phase, i.e., reference phase can be rotated by ϕ , as shown in Fig. 6B. In interpolation synchronous detection used in this phase shift keying scheme, the

reference phase is rotated for each slot set in a main signal, and rotated for each data in the slot.

Figs. 7A and 7B show an example of the signal format according to the interpolation synchronous 5 detection scheme, and Figs. 8A and 8B show a phase change in the interpolation synchronous detection scheme.

In Fig. 7A, respective slots include PILOT portions P1 to P3 each representing the reference phase of a corresponding slot, and DATA portions D1 to D3 each 10 representing transmission data. To detect this signal, the reference phases in respective slots, e.g., the phases of data "11" are detected from the PILOT portions P1 to P3 of the slots.

More specifically, in a slot S1, the PILOT 15 portion P1 stores four pilot data "11" P11 to P14, as shown in Fig. 7B. A reference phase P10 of the slot S1 shown in Fig. 8A is detected from the average of these symbol positions. Similarly, a reference phase P20 of a slot S2 is detected. The interval from the detected 20 reference phase P20 to the reference phase P10 of the preceding slot is divided by the number of data in the slot, as shown in Fig. 8B. The phase is gradually shifted for each data to establish synchronization.

This conventional radio communication 25 apparatus employs a variable gain amplifier in the analog circuit of a modulator or demodulator. For this reason, a phase change caused by a dynamic gain change

in the variable gain amplifier generates an error in reference phase detection based on the pilot signal. A detection error occurs every slot serving as a gain switching unit.

5 This is because the phase change amount of the variable gain amplifier changes depending on the gain, and the phase relationship between the input signal and output signal of the variable gain amplifier is unbalanced upon a gain change.

10 Summary of the Invention

It is an object of the present invention to provide a phase correction circuit for a radio communication apparatus that reduces a phase change to prevent a detection error when the phase changes in a 15 variable gain amplifier in accordance with a gain change.

To achieve the above object, according to the present invention, there is provided a phase correction circuit for a radio communication apparatus, comprising a variable gain amplifier for amplifying a 20 transmission/reception signal on the basis of a gain variably set in accordance with a gain signal, and phase correction means, having a phase characteristic opposite to a phase characteristic of the variable gain amplifier, for correcting a phase of the transmission/reception 25 signal on the basis of the gain signal supplied to the variable gain amplifier, and canceling a phase change of the signal caused in the variable gain amplifier.

Brief Description of the Drawings

Fig. 1A is a block diagram showing the phase correction circuit for a radio communication apparatus according to the first embodiment of the present invention;

5

Fig. 1B is a block diagram showing a modification of the circuit in Fig. 1A;

Fig. 2 is a graph for explaining the phase characteristic of the phase correction unit shown in
10 Fig. 1A;

Fig. 3 is a block diagram showing a radio communication apparatus according to the second embodiment of the present invention;

15 Figs. 4A to 4D are views, respectively, showing phase correction operation of the radio communication apparatus shown in Fig. 3;

Fig. 5 is a graph showing an example of phase correction;

20 Figs. 6A and 6B are graphs, respectively, showing the phase relationship in the QPSK scheme;

Figs. 7A and 7B are views, respectively, showing the signal format by the interpolation synchronous detection scheme; and

25 Figs. 8A and 8B are views, respectively, showing a phase change in the interpolation synchronous detection scheme.

Description of the Preferred Embodiments

The present invention will be described in detail below with reference to the accompanying drawings.

Fig. 1A shows the phase correction circuit for 5 a radio communication apparatus according to the first embodiment of the present invention. In Fig. 1A, a variable gain amplifier (to be referred to as an amplifier) 1 is one of elements constituting the analog circuit of the radio communication apparatus. The 10 amplifier 1 changes in gain in accordance with a gain signal 4, converts an analog input signal 3a as a reception/transmission signal into an output signal 3b having a predetermined magnitude (e.g., amplitude), and outputs the output signal 3b.

15 In this reception case, the gain signal 4 is controlled based on the magnitude of the input signal 3a to constitute an AGC (Auto Gain Control) amplifier. For example, when a small input signal 3a is input, a gain signal 4 exhibiting a high gain is supplied to the 20 amplifier 1. When a large input signal 3a is input, a gain signal 4 exhibiting a low gain is supplied. Accordingly, the amplifier 1 can output the output signal 3b having an almost constant magnitude.

A phase correction unit 2 corrects a phase 25 change of the output signal 3b generated upon a gain change of the amplifier 1, on the basis of a phase characteristic opposite to that of the amplifier 1. In

Fig. 1A, the phase correction unit 2 is arranged on the subsequent stage (output stage) of the amplifier 1. Alternatively, a phase correction unit 102 may be arranged on the preceding stage (input stage) of a 5 variable gain amplifier 101, as shown in Fig. 1B.

Fig. 2 shows the phase characteristic of the phase correction unit 2. If the phase change of the output signal 3b from the amplifier 1 is always kept constant with respect to the input signal 3a regardless 10 of the gain, the signal phase does not relatively change. In practice, however, the phase change amount also varies upon a gain change of the amplifier 1.

The phase correction unit 2 exhibits a phase characteristic 9 having a change amount opposite in 15 polarity to the phase change amount, i.e., a phase characteristic 8 with respect to the gain of the amplifier 1. The phase correction unit 2 corrects the phase of the output signal from the amplifier 1 using the phase characteristic 9. That is, when the phase 20 change amounts of the amplifier 1 for gains G_0 , G_A , and G_B are Φ_0 , $\Phi_0 - \Phi_A$, and $\Phi_0 + \Phi_B$, respectively, the phase correction amounts of the phase correction unit 2 are set to Φ_0 , $\Phi_0 + \Phi_A$, and $\Phi_0 - \Phi_B$ for these gains, respectively.

25 The phase change amount of the signal always converges to $2\Phi_0$ in an output signal 3c from the phase correction unit 2. Hence, even if the gain of the

variable gain amplifier 1 dynamically changes, the output signal 3c in which a relative phase change between the input signal 3a and output signal 3b of the variable gain amplifier 1 is suppressed can be obtained.

5 In the phase correction unit 2, the phase characteristic 9 for the gain signal 4 of the amplifier 1 can be prepared in a table 2a to digitally correct the phase on the baseband. Alternatively, the phase characteristic 9 may be given as a function by a circuit 10 or arithmetic expression to obtain the phase correction amount by arithmetic processing or the like using the gain signal 4 as an input.

Fig. 3 shows a radio communication apparatus based on the QPSK (Quadrature Phase Shift Keying) scheme 15 according to the second embodiment of the present invention.

As described above, a radio communication system using a multi-phase shift keying scheme such as the QPSK scheme must more accurately control the phase. 20 The system must reduce a phase change caused by a variable gain amplifier used in the input stage of a receiving-side demodulator or the output stage of a transmitting-side modulator.

In the second embodiment, a reception signal 25 phase correction unit for correcting the phase of a digital reception signal is adopted to make digital signal processing correct a phase change caused by the

variable gain amplifier. Further, a transmission phase correction unit for correcting the phase of a transmission signal before analog conversion is adopted to make digital signal processing correct a phase change 5 caused by the variable gain amplifier.

In Fig. 3, on the receiving side, a reception signal 41 received via an antenna (not shown) is amplified by a variable gain amplifier (to be referred to as an amplifier) 11, and demodulated by a demodulator 12. An output from the demodulator 12 is digitized by 10 an A/D converter 13 to generate a reception signal 42 having Ir and Qr components on an I-Q plane. A phase correction unit 14 corrects the phases of the Ir and Qr components of the reception signal 42 on the basis of a gain signal 45 from a reception gain controller 15 (to 15 be described below), and generates a reception signal 43 having Ir' and Qr' components. The reception signal 43 is output to a baseband processor 31.

The baseband processor 31 recognizes, based on 20 the phase-corrected reception signal 43, PILOT portions P1 to P3 and DATA portions D1 to D3 of respective slots, which have been described with reference to Figs. 7A and 7B. If the DATA portion stores audio information, the audio information is decoded into an audio signal and 25 output from a speaker 32. At this time, the reception gain controller 15 detects the magnitude of the reception signal 41 on the basis of the reception signal

42 output from the A/D converter 13, and calculates the gain of the amplifier 11 for each slot of the reception signal 41 so as to optimize the magnitude of the reception signal 41.

5 The reception gain controller 15 outputs the gain signal 45 digitally exhibiting the gain of the amplifier 11 on the basis of a timing signal 44 from the baseband processor 31 so as to synchronize the gain of the amplifier 11 with each slot. A D/A converter 16
10 converts the gain signal 45 from the reception gain controller 15 into an analog signal, and outputs the analog signal to the amplifier 11. As a result, the reception signal 41 is amplified to an appropriate magnitude, and output to the demodulator 12.

15 The gain signal 45 from the reception gain controller 15 is further output to the phase correction unit 14. The phase correction unit 14 corrects the phase of the reception signal 42 in accordance with the gain signal 45 in synchronism with a gain change of the
20 amplifier 11. A phase change in the amplifier 11 is corrected for each slot by the phase correction unit 14, and the reception signal 43 in which the phase change is suppressed is supplied to the baseband processor 31.

On the transmitting side, an audio signal
25 input from a microphone 33 is encoded by the baseband processor 31 and stored in the DATA portions D1 to D3 of slots. The DATA portions D1 to D3 are converted

together with PILOT portions P1 to P3 each having a fixed signal such as "11", into a transmission signal 53 having I_t and Q_t components on the I-Q plane, and the transmission signal 53 is output. The baseband 5 processor 31 outputs a gain signal 55 representing the gain of a variable gain amplifier (to be referred to as an amplifier) 21 to a phase correction unit 24 and D/A converter 26 so as to synchronize the gain of the amplifier 21 with each slot.

10 The phase correction unit 24 corrects in advance the phases of the I_t and Q_t components of the transmission signal 53 in accordance with the gain signal 55, and generates a phase-corrected transmission signal 52 having I_t' and Q_t' components. A D/A converter 23 converts the transmission signal 52 from the phase correction unit 24 into an analog signal, and outputs the analog signal to a modulator 22. The amplifier 21 amplifies an output from the modulator 22 on the basis of the gain signal 55 for each slot, and 15 outputs the amplified output as a transmission signal 51 to an antenna (not shown).

20 Accordingly, a phase change in the amplifier 21 is corrected in advance for each slot by the phase correction unit 24 to output the transmission signal 51 25 having an appropriate magnitude in which the phase change is suppressed. Note that the power of the transmission signal 51 is determined by the baseband

processor 31 based on the magnitude of the reception signal 41 or information of the reception signal 41 instructed from a base station.

For example, in the digital radio

5 communication system such as the CDMA radio scheme, a method of controlling the transmission power of a mobile station to a proper value includes open-loop control of determining the transmission power by the mobile station itself in accordance with the reception level of a
10 signal transmitted from the base station. In this open-loop control, the distance between the base station and mobile station is determined from the signal level from the base station to determine a proper transmission power.

15 In addition, the transmission power control method includes closed-loop control of determining the transmission power by the mobile station in accordance with an instruction from the base station. In the closed-loop control, the reception level of a signal
20 transmitted from the mobile station is detected by the base station, and the base station informs the mobile station of information representing an increase/decrease in transmission power until the reception level reaches an optimal value.

25 By using these methods, the baseband processor 31 determines the magnitude of the transmission signal 51, and generates the gain signal 55 representing the

gain of the variable gain amplifier 21.

Figs. 4A to 4D show phase correction operation on the transmitting side. As shown in Figs. 4A and 4B, when a slot S1 has a transmission gain G_1 , the 5 transmission gain G_1 is informed of by the gain signal 55 from the baseband processor 31 to the phase correction unit 24. The phase correction unit 24 sets a phase correction amount ϕ_1 corresponding to the gain G_1 , as shown in Fig. 4C.

10 The phase correction unit 24 corrects the phase by ϕ_1 so as to cancel the phase change amount of the transmission signal for the gain G_1 of the amplifier 21. As a result, a phase rotation amount ϕ_T of a desired transmission signal is obtained, as shown in 15 Fig. 4D. In this case, as shown in Fig. 5, the phase correction unit 24 corrects the phase of the transmission signal by only increasing/decreasing the digital I_T and Q_T components on the I-Q plane by ΔI and ΔQ , respectively.

20 According to the second embodiment, the phase is corrected in a section where a reception signal and transmission signal are processed as digital values. The phase can be easily corrected, compared to the case of correcting the phase of an analog signal.

25 In this embodiment, the phase correction units 14 and 24 are arranged separately from the baseband processor 31, and digitally correct the phase. Instead,

the baseband processor 31 may internally perform phase correction operation.

As has been described above, according to the present invention, even when the gain of a variable gain 5 amplifier dynamically changes, the phase change amount of a signal generated by a gain change in the variable gain amplifier can be reduced to prevent a detection error caused by the phase change.

CLAIMS

1. A phase correction circuit for radio communication apparatus, comprising:
 - a variable gain amplifier for amplifying a transmission/reception signal on the basis of a gain variably set in accordance with a gain signal; and
 - phase correction means having a phase characteristic opposite to the phase characteristic of said variable gain amplifier, for correcting the phase of the transmission/reception signal on the basis of the gain signal supplied to said variable gain amplifier, and canceling the phase change of the signal caused in said variable gain amplifier.
2. A circuit according to claim 1, wherein said phase correction means comprises a phase correction unit connected to an output stage of said variable gain amplifier to correct the phase of an output signal from said variable gain amplifier.
3. A circuit according to claim 1, wherein said phase correction means comprises a phase correction unit connected to an input stage of said variable gain amplifier to correct the phase of an input signal from said variable gain amplifier.

4. A circuit according to claim 1, wherein said circuit further comprises a table storing in advance a phase characteristic for the gain of said variable gain amplifier, and wherein said phase correction means obtains 5 the phase correction amount from the gain represented by a control signal supplied to said variable gain amplifier.

5. A circuit according to claim 1, wherein said phase correction means obtains the phase correction amount by an arithmetic expression using the gain represented by a 10 control signal supplied to said variable gain amplifier.

6. A phase correction circuit for a radio communication apparatus, comprising:

15 a variable gain amplifier for amplifying a reception signal on the basis of a gain variably set in accordance with a gain signal;

demodulation means for demodulating an output signal from said variable gain amplifier into I and Q components on an I-Q plane;

20 A/D conversion means for converting the I and Q components output from said demodulation means into digital signals; and

25 phase correction means having a phase characteristic opposite to the phase characteristic of said variable gain amplifier, for increasing/decreasing the digital I and Q components output from said A/D conversion means on the basis of the gain signal supplied to said variable gain amplifier, and canceling the phase change of the signal caused in said variable gain amplifier.

7. A phase correction circuit for a radio communication apparatus, comprising:

5 a variable gain amplifier for amplifying a transmission signal on the basis of a gain variably set in accordance with a gain signal;

D/A conversion means for converting digital I and Q components on an I-Q plane into analog signals;

10 modulation means for modulating the analog I and Q components output from said D/A conversion means, and outputting the modulated I and Q components as a transmission signal to said variable gain amplifier; and

15 phase correction means having a phase characteristic opposite to the phase characteristic of said variable gain amplifier, for increasing/decreasing the digital I and Q components output to said D/A conversion means on the basis of the gain signal supplied to said variable gain amplifier, and canceling the phase change of the signal caused in said variable gain amplifier.

20 8. A phase correction circuit substantially as herein described with reference to the embodiments shown in Figs. 1 to 4 of the drawings.

9. Radio communication apparatus including a phase correction circuit in accordance with any of the preceding claims.

25 10. A phase correction method for radio communication, the method comprising the steps of:

amplifying a transmission/reception signal on the basis of a gain variably set in accordance with a gain signal; and

5 correcting the phase of the transmission/reception signal on the basis of the gain signal and canceling the phase change of the signal caused in the amplification step.

11. A phase correction method substantially as herein described with reference to the embodiments shown in Figs. 10 1 to 4 of the drawings.



Application No: GB 9924966.6
Claims searched: 1-11

Examiner: B.J.SPEAR
Date of search: 8 May 2000

Patents Act 1977
Search Report under Section 17

Databases searched:

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK Cl (Ed.R): H4P (PENX,PEUX,PSX,PX)

Int Cl (Ed.7): H03G 3/20

Other: Online:WPI, EPODOC, JAPIO

Documents considered to be relevant:

| Category | Identity of document and relevant passage | Relevant to claims |
|----------|--|--------------------|
| A | EP0559093A1 (NEC) | - |
| A | SU1022289 (Marii Poly) see WPI English language abstract | - |

18

| | |
|---|--|
| X Document indicating lack of novelty or inventive step | A Document indicating technological background and/or state of the art. |
| Y Document indicating lack of inventive step if combined with one or more other documents of same category. | P Document published on or after the declared priority date but before the filing date of this invention. |
| & Member of the same patent family | E Patent document published on or after, but with priority date earlier than, the filing date of this application. |